Organic thin-film transistors (OTFTs) can be fabricated at moderate temperatures and through cost-effective solutionbased processes on a wide range of low-cost flexible and deformable substrates. Although the charge mobility of state-of-the-art OTFTs is superior to that of amorphous silicon and approaches that of amorphous oxide thin-film transistors (TFTs), their operational stability generally remains inferior and a point of concern for their commercial deployment. We report on an exhaustive characterization of OTFTs with an ultrathin bilayer gate dielectric comprising the amorphous fluoropolymer CYTOP and an Al 2 O 3 :HfO 2 nanolaminate. Threshold voltage shifts measured at room temperature over time periods up to 5.9 × 10 5 s do not vary monotonically and remain below 0.2 V in microcrystalline OTFTs (mc-OTFTs) with field-effect carrier mobility values up to 1.6 cm 2 V −1 s −1
INTRODUCTION
From smartphones to flat-panel TVs, thin-film transistors (TFTs) are a core technology of modern displays (1) (2) (3) . TFTs are also becoming an enabling technology for radio frequency identification (4) and a wide range of sensing applications (5-7). The commercial adoption of TFT technologies was enabled by the use of hydrogenated amorphous silicon (a-Si:H) (2) . However, a-Si:H TFTs exhibit limited carrier mobility (m), with values in the range of 0.5 to 1 cm 2 V −1 s −1 (2) , hindering the development of fast-switching circuits. They also suffer from large threshold voltage (V TH ) instabilities that can be mitigated by using circuit-based compensation schemes but at the expense of the simplicity of backplane circuit designs (8, 9) . To overcome these limitations, research and development efforts in recent years have focused on TFTs based on other semiconductor materials such as microcrystalline Si (mc-Si) (10) , polycrystalline Si (poly-Si) (11) , amorphous oxides (a-oxides) (1) , and organic semiconductors (12) (13) (14) (15) .
To date, poly-Si and a-oxide TFTs have found their way into commercial display products because of their large m values and superior V TH stability when compared to those displayed by a-Si:H TFTs. In contrast, although m values of state-of-the-art microcrystalline (small molecule) or nearly amorphous (conjugated polymer) organic thin-film transistors (OTFTs) now surpass those found in a-Si:H TFTs and approach those found in some a-oxide TFTs (16) (17) (18) , their V TH stability remains inferior to that displayed by a-Si:H TFTs and constitutes an important point of concern toward their wide commercial deployment and adoption (12, 19) .
The primary mechanism behind V TH instability in OTFTs arises from the trapping of charge carriers or molecular species (such as oxygen or water) at defect sites located at microcrystalline boundaries, nanometer-sized voids (due to porosity), or at the semiconductordielectric interface (20, 21) . To date, many approaches to reduce or passivate these trap sites include the use of postprocessing thermal annealing (22) and amorphous fluoropolymers (for example, CYTOP) as gate dielectric layers (23) . Although the use of CYTOP leads to OTFTs with reduced bias stress effects (24) , devices with a single CYTOP dielectric layer typically also operate at high voltages and display shifts of V TH that monotonically vary in time (20) . Very recently, the use of molecular additives has been shown to lead to OTFTs with a greatly improved environmental stability and with an operational stability comparable to that displayed by single-crystal organic field-effect transistors (sc-organic FETs) (19) . This is significant because, before this recent report, only in the absence of crystalline boundaries and porosity, such as in sc-organic FETs, have OTFTs been able to display V TH stability superior to that of a-Si:H TFTs (14) . Although previous studies have shown that mc-OTFTs can display stability comparable or superior to that of "low-temperature" (150°to 350°C) processed a-Si:H and metal-oxide TFTs under moderate-bias conditions (that is, V GS >> V DS ) (25) , under high-bias conditions (that is, V GS = V DS ), the degradation is generally more severe. Hence, under high-bias conditions, even scorganic FETs and OTFTs using molecular additives have shown to date a V TH stability that is inferior to that reported in the scientific literature for other commercial TFT technologies, in particular, mc-Si, a-oxide, and poly-Si TFTs (the last displaying the most stable performance of all TFT technologies) (26) .
In the past, we introduced an approach that enabled low-voltage operation and improved environmental and operational stability of mc-OTFTs (15, 20) . This approach consists of using a bilayer gate dielectric (for example, CYTOP/metal oxide) instead of the commonly used single-layer gate dielectric (for example, CYTOP or metal oxide) and has been proven effective in OTFTs with channel layers comprising either small molecules (20, 27) , polymers (13), or small-molecule/ polymer blends (13, 20) . In the bilayer gate dielectric approach, the second dielectric layer appears to compensate for the shift of V TH induced by the trapping of carriers, thereby introducing a second mechanism that produces an opposite V TH shift over time (for example, charge accumulation within the dielectric layer by slowly oriented dipoles). Specifically, we have shown that, when this second gate dielectric layer comprises a single metal oxide (for example, Al 2 O 3 ) processed by atomic layer deposition (ALD), n-and p-channel mc-OTFTs operate at low-voltage values with good operational stability and excellent environmental stability, remaining functional after being subjected to oxygen plasma for several minutes and being immersed in water for several hours (13) . Furthermore, when the second gate dielectric layer comprises a first layer of Al 2 O 3 by ALD, deposited on CYTOP, and a second nanolaminate (NL) layer comprising nanometer-thick alternating layers of Al 2 O 3 and HfO 2 by ALD, mc-OTFTs can even sustain immersion in water at 95°C for tens of minutes (12) . Here, we build on this approach by showing that mc-OTFTs with an optimized bilayer gate dielectric comprised of a first CYTOP layer and a second Al 2 O 3 :HfO 2 NL layer grown by ALD display improved environmental stability and unprecedented operational stability, with V TH shifts that are comparable to or smaller than the ones reported in the scientific literature for mc-Si and a-oxide TFTs over time. Furthermore, the small V TH shifts displayed by these mc-OTFTs are weakly dependent on temperature variations at least up to 50°C above room temperature (RT), thus highlighting the robustness of this approach. Figure 1A shows the architecture of top-gate bottom-contact mc-OTFTs. The detailed fabrication process is described in Materials and Methods. The devices in this work are named with the letters "A," "B," and "C" to indicate specific device geometries and followed by "_#" to indicate the NL layer thickness. In A_# and B_# devices, the semiconductor layer is composed of a 6,13-bis(triisopropylsilylethynyl)-pentacene (TIPSpentance)/poly[bis(4-phenyl) ( As a reference, we also fabricated TIPS-pentacene/PTAA mc-OTFTs having the gate dielectric geometry that we recently reported (12) The pristine transfer characteristics of champion A_33 and C_33 mc-OTFTs measured in a N 2 -filled glove box are shown in Fig. 1B . All devices exhibited hysteresis-free electrical characteristics. Figure 1C summarizes statistical values of the electrical parameters for pristine mc-OTFTs of all types (W/L = 2550 mm/180 mm). The electrical parameters of A_33 mc-OTFTs are comparable to those measured in B_44 mc-OTFTs (see fig. S1 and table S1) and to those measured in TIPS-pentacene/PTAA-based mc-OTFTs having a CYTOP/ALD-oxide bilayer gate dielectric (12, 20) . C_33 devices also display similar performance parameters to previously reported diF-TES-ADT/PTAAbased mc-OTFTs with a CYTOP/ALD Al 2 O 3 bilayer gate dielectric (13) .
RESULTS
In the past, we had shown that mc-OTFTs with a CYTOP/Al 2 O 3 / NL gate dielectric (that is, B_44 mc-OTFTs) exhibited superior environmental stability (when immersed in near-boiling water) in comparison to those with a CYTOP/Al 2 O 3 gate dielectric (12) . Here, first, we conduct a direct comparison of the environmental stability of A_33, C_33, and B_44 mc-OTFTs before and after exposure to two different environmental conditions: (i) air with a relative humidity (RH) of 35% for 1 day and (ii) immersion in distilled water for 16 hours. Figure 1D shows the normalized temporal changes of the source-todrain current, I DS (t)/I DS (0) ≡ 1 + DI DS (t), measured on champion devices in the saturation regime (that is, on-state gate bias stress, V DS = V GS = −10 V) for 1 hour. Air exposure produces |DI DS (t)| < 1% on A_33, C_33, and B_44 (shown in fig. S3 ) mc-OTFTs. In contrast, prolonged immersion in water (16 hours) results in larger |DI DS (1 hour)| values, with changes in B_44 devices found to be significantly larger (ca. 20 to 35%) than those observed in A_33 (ca. 4 to 8%) and C_33 (ca. 12%) devices. These changes were not permanent but were reversible after devices were vacuum-annealed at 100°C for 16 hours. These trends are qualitatively consistent with our previous reports where, for instance, mc-OTFTs having a CYTOP/ALD Al 2 O 3 gate dielectric yielded |DI DS (10 min)| > 10% after immersion in water for 16 hours (13), significantly larger than |DI DS (1 hour)| values in A_33, C_33, and B_44 devices. Hence, whereas it is clear that water absorbed during prolonged exposure leads to degradation of the device operational stability under continuous bias stress, the presence of single ALD Al 2 O 3 layers in the architecture of a mc-OTFT (for example, B_44 mc-OTFTs) also leads to increased device sensitivity due to the presence of water in the environment. Therefore, the device architecture of A_33 and C_33 devices is not only less complex than that of B_44 devices but also leads to superior environmental stability.
Next, we turn to the long-term operational stability of A_33 mcOTFTs. Figure 2 (A and B) shows the temporal evolution of I DS (t)/ I DS (0) during continuous on-state gate bias stress test in the saturation regime (V DS = V GS = −10 V) for 40 hours and in the linear regime (V DS = −2 V, V GS = −10 V) for 100 hours. In both regimes, A_33 devices exhibit high stability, with |DI DS (t)| < 4% after tens of hours of continuous operation. Note that the operational stability is dependent on the bias conditions (that is, V GS and V DS ) and channel sheet resistance, as reported by Bisoyi et al. (25) . Here, under high-bias conditions (V GS = V DS ) and with a channel sheet resistance of 10 megaohms/square, measured I DS changes are below 4% even after stress times in the 10 5 -s range. Furthermore, operational stability tests shown in fig. S9 , on devices with a smaller channel length of 85 mm, reveal I DS changes below 1% after similar stress times in the 10 5 -s range. Hence, in contrast to previous studies (25) , our devices do not reach the 10% I DS decay lifetime after comparable stress times.
To rationalize the temporal changes of I DS (t) and to extrapolate the long-term stability of these mc-OTFTs, first, it is necessary to validate a model that describes these changes. In contrast to mc-OTFTs with a single gate dielectric layer, we have suggested that mc-OTFTs with a bilayer gate dielectric are subject to two distinct mechanisms that can lead to a change of properties over time (20) . The first one, more commonly reported, causes a decrease of I DS (t)/I DS (0) during continuous dc-bias stress due to charge trapping at or around the semiconductordielectric interface (9, 14) . This contribution is described by assuming that V TH (t) follows a single stretched-exponential (SSE) model (eq. S1). In our devices, we observe a second effect causing I DS (t)/I DS (0) to increase over time (13) . The latter effect is observed regardless of channel morphology (that is, small molecules, polymers, or small-molecule/ polymer blends) and type of transport in the channel (that is, n-or p-channel) (12, 13) and even in OTFTs having CYTOP/HfO 2 bilayer gate dielectrics (see fig. S5 ). Although the specific physical mechanism remains unclear at this point, the effect appears general. Furthermore, as we show below, it can be controlled by varying the metal oxide layer thickness and modeled by assuming that V TH (t) also follows an SSE functional form (eq. S2) but with opposite sign to the one attributed to the first effect (eq. S1) as the second effect compensates for the effect of trapping. In view of these considerations, we define the following analytical expression for DV TH (t), which we refer to as the double stretched-exponential (DSE) model . Equations S4 and S5 present V TH (t)-related analytical expressions for I DS (t) in the linear and saturation regimes, respectively (9, 28, 29) . Figure 2 (A and B) displays a comparison of the best fits to the experimental data and the residuals (insets) using the SSE and DSE models. This comparison reveals that the DSE model better describes I DS (t) under on-state dc-bias stress than the SSE model, particularly in the saturation regime and at a longer time. Figure S6 confirms these observations for a wider range of OTFT geometries. The parameters used to fit the data using both models are presented in tables S2 and S3. We note that, as shown in figs. S4 and S5, the operational stability of I DS depends on the gate dielectric geometry, that is, the thickness of the NL, and consequently can be tailored. Because of practical constraints, values of DV TH,i∞ cannot be unequivocally determined using this fitting procedure. Instead, the ratio m = DV TH,1∞ /DV TH,2∞ can be derived. We have found this ratio to be dependent on the NL layer's thickness, with devices displaying improved stability when m ≈ 1. However, values of t i and b i are less dependent on the NL thickness and are remarkably similar for both contributions to DV TH (t), with t i values in the range of 10 4 s and b i values in the range of ca. 0.4 to 0.6. Figure S8 shows the contributions of the two opposite aging mechanisms, DV TH,1 (t) and DV TH,2 (t), of devices with different gate dielectric geometries under on-state bias stress. This similarity in the dynamics of both competing processes is unique if compared to other previous systems reported in the literature (28) and allows the thickness of the NL to be used as a parameter to optimize the long-term stability of these OTFTs.
Next, we focus our attention on V TH changes occurring during positive and negative bias temperature stress tests, critical for assessing the operational stability of a TFT technology (8) . Here, to avoid confusion between biasing conditions for n-or p-type TFTs, we refer to these tests as on-and off-state temperature stress tests. Figure 2 (C and D) shows DV TH and |DV TH | measured in the dark on as-fabricated A_33 devices during on-state (V DS = V GS = −10 V) and off-state (V DS = 0 V, V GS = 10 V) bias-temperature stress tests for 1 hour, respectively. Figure S10 shows the transfer characteristics measured during these tests, which reveal that an increase in temperature more prominently results in increased off-current values that can be attributed to an increased gate dielectric leakage current, as shown in fig. S11 . However, smaller changes of V TH can also be observed even after the temperature is increased by ca. 50°C, and |DV TH (1 hour)| is less than 0.07 V during on-state temperature stress tests and smaller than 0.2 V during off-state temperature stress tests. Measured DV TH (t) values during on-and off-state temperature stress tests were also fitted using the DSE model and extrapolated to a stress time of over 10 years, as shown in the insets of Fig. 2 (C and D) . Table S5 displays values of parameters used in these fits. At 27°C, the values of parameters t i and m are slightly smaller than those found on previous I DS bias stress effect studies. We attribute these differences to the different experimental procedures used to measure temporal I DS changes and that used to derive DV TH (t) in bias stress tests, in one case by modeling I DS changes during continuous bias stress and in the other one by suspending the bias stress to measure changes in the transfer characteristics by sweeping the gate voltage from the positive to negative and then back to positive voltages. To illustrate the second process, fig. S12 shows the temporal I DS changes, including the interruptions to measure the transfer characteristics. This method produces predominantly negative V TH (t) shifts after measurement of the transfer characteristics and leads to I DS characteristics over time that are qualitatively different from those measured during constant bias stress. Furthermore, it should be pointed out that these small DV TH (t) values are also related to a device's biasstress history, as shown in fig. S13 for another batch of A_33 devices and for C_33 devices. With this in mind, although it is clear that at this point further systematic studies would be necessary to derive the physical insights that allow rationalizing the thermal dependence of |DV TH |, it is also clear that regardless of bias condition or device history, |DV TH | in all devices tested remains less than 0.15 V during on-state stress tests for 1 hour. Hence, the |DV TH | values during on-state stress tests measured in A_33 and C_33 mc-OTFTs are around the same order of magnitude with the ones displayed by state-of-the-art a-oxide TFTs (for example, |DV TH | > 0.01 V during on-state stress tests at 70°C for 1 hour) (30) .
Finally, we carried out independent long-term on-bias stress tests (V DS = V GS = −10 V) at RT (ca. 27°C) on pristine A_33 and C_33 mcOTFTs. The transfer characteristics measured during these tests are shown in fig. S7 and reveal only very small changes. Table S2 provides a comparison of the electrical parameters (that is, m, V TH , |S|, and current on/off ratio) derived from these transfer characteristics before and after stress tests. After stress, the values of m, V TH , and |S| are changed by less than 3%. Figure 3A shows measured DV TH values as well as the DSE-modeled values extrapolated to a stress time of over 10 years. The values of the fitting parameters are shown in table S6. In addition, Fig. 3A shows the DSE-modeled DV TH values derived from fits to the experimental data in Fig. 2A . These results demonstrate that good consistency is obtained within one order of magnitude between the DV TH values measured on different batches of devices, with different organic semiconductor layers and using slightly different experimental methods. The left panel of Fig. 3B shows the experimental |DV TH | values of A_33 and C_33 mc-OTFTs in a log-log scale with fitted curves from Fig. 3A and, for comparison, extrapolated SSE-modeled |DV TH | derived for organic single-crystal N,N′-bis(n-alkyl)-(1,7 and 1,6)-dicyanoperylene-3,4:9,10-bis(dicarboximide)s (PDIF-CN 2 ) (sc-PDIF-CN 2 ) TFTs (14) and the state-of-the-art OTFTs using indacenodithiopheneco-benzothiadiazole (IDTBT) with tetrafluoro-tetracyanoquinodimethane (F4TCNQ) molecular additives (19) . Even considering device-to-device variations, |DV TH | values measured in all mc-OTFTs are at least an order of magnitude smaller than those expected from sc-organic FETs or the state-of-the-art OTFTs with molecular additives. Furthermore, the right panel of Fig. 3B shows a comparison of the DSE-modeled |DV TH | values derived from fits to the experimental data at 55°C displayed in Fig. 2C for our mc-OTFTs, with SSE-modeled |DV TH | values for other commercial TFT technologies at 50°C [I DS ≥ 10 mA; for self-consistency, taken from the study of Arai and Sasaoka (26)]. We recognize that direct benchmarking of our results to conventional inorganic TFT technologies is challenged by the lack of detailed stability reports on widely used commercial products in the scientific literature. Hence, comparison can only be made to previously published results generated in an academic environment, but it may not necessarily constitute a fair direct comparison to the state-of-the-art today for mature commercial technologies.
DISCUSSION
In summary, we have demonstrated an effective approach to realize solution-processed top-gate mc-OTFTs that have an engineered bilayer gate dielectric comprising a CYTOP layer and an NL layer fabricated by ALD. These mc-OTFTs, processed at temperatures below 110°C, display improved environmental stability (particular under aqueous environments) when compared to previously reported mc-OTFTs and an unprecedented level of operational (V TH ) stability, superior to values reported in the scientific literature for a-Si TFTs and comparable to other commercial TFT technologies. Although it is clear that further studies will be necessary to improve our understanding of the physical mechanisms giving rise to the temporal and thermal dependence of the DV TH observed, we have shown here that the metal oxide layer thickness can be effectively used to tailor these effects and that the temporal dynamics of DV TH can be modeled by two competing processes that appear to display similar dynamics and magnitude in bilayers of CYTOP and Al 2 O 3 :HfO 2 NL. These results suggest that mc-OTFTs can achieve the level of performance of commercial inorganic semiconductor-based TFT technologies. In addition, we believe that using a similar approach could further benefit the operational stability of such TFT technologies. Note that the stability studies reported here were carried out with prolonged continuous bias conditions. In many applications such as backplane technology for displays, the devices operate most of the time in a pulsed mode with bias voltages with alternating polarity. Bias conditions are likely to further influence the overall stability, and therefore, it would be useful to conduct further studies for a given application with specific conditions.
MATERIALS AND METHODS

Device fabrication
All the mc-OTFT devices with CYTOP/ALD-oxide bilayer gate dielectrics were fabricated on glass substrates (Corning Eagle XG), which were cleaned by sonication in acetone, deionized water, and isopropanol for 5 min for each step beforehand. Fifty-nanometerthick source and drain electrodes of Ag were deposited on the substrates through shadow masks, using a Kurt J. Lesker SPECTROS thermal evaporator at a deposition rate of 1 Å s −1 under 5 × 10 −7 torr at RT. To form a self-assembled monolayer of pentafluorobenzenthiol (PFBT) on Ag electrodes, we immersed the substrates with sources and drain electrodes into a 10 mM PFBT solution in ethanol for 15 min and then rinsed them in pure ethanol for 1 min followed by annealing at 60°C on a hot plate for 5 min in a N 2 -filled glove box in devices with a channel length of 180 mm. In the devices with a shorter channel length (85 mm), the electrodes were coated with a 10-nm-thick evaporated MoO x layer to further increase charge injection and reduce contact resistance. To prepare the solution for the organic semiconductor layer, we dissolved a 1:1 weight ratio of PTAA (Sigma-Aldrich) and TIPS-pentacene (Sigma-Aldrich) or diF-TES-ADT (Lumtec) blend in 1,2,3,4-tetrahydronaphthalene (anhydrous, 99%) (Tetralin; SigmaAldrich) for a concentration of 30 mg ml −1
. A 70-nm-thick active semiconducting layer was deposited by spin-coating TIPS-pentacene/ PTAA or diF-TES-ADT/PTAA solution (filtered with a 0.2-mm filter) at 500 rpm for 10 s with 500 rpm s −1 acceleration and 2000 rpm for 20 s with 1000 rpm s −1 acceleration, followed by annealing at 100°C on a hot plate for 15 min in a N 2 -filled glove box. The as-purchased 9 weight % (wt %) CYTOP (Asahi Glass, CTL-890M) was diluted with the solvent CT-SOLV180 (Asahi Glass) in a 1:3.5 volume ratio to have a 2 wt % CYTOP, which was spin-coated on top of the semiconductor layer at 3000 rpm for 60 s with 10000 rpm s −1 acceleration, followed by annealing at 100°C for 10 min on a hot plate in a N 2 -filled glove box. The final thickness of CYTOP film was 35 nm. For samples A_33, C_33, A_27, and A_22, after CYTOP deposition, an Al 2 O 3 -HfO 2 NL was deposited in a Savannah 100 ALD system from Cambridge NanoTech by alternating five cycles of Al 2 O 3 and five cycles of HfO 2 for 30 times (A_33 and C_33), 25 times (A_27), and 20 times (A_22) at 110°C, producing films of 33, 27.5, and 22 nm, respectively. For samples B_44, B_22, and B_11, a 20-nm-thick Al 2 O 3 film was deposited as a nucleation layer, followed by depositing an Al 2 O 3 -HfO 2 NL at 110°C. The NL films were deposited by alternating five (19) . The orange dashed data are from the sc-organic FET with remarkable stability (14) . Right: Comparison between DSE-modeled |DV TH | at 55°C for mc-OTFTs and SSE-modeled |DV TH | at 50°C for commercial TFT technologies (26) .
cycles of Al 2 O 3 and five cycles of HfO 2 for 40 times (B_44), 20 times (B_22), and 10 times (B_11), producing films of 44, 22, and 22 nm, respectively. Finally, 100-nm-thick gate electrodes of Ag were deposited on the substrates through a shadow mask, using a Kurt J. Lesker SPECTROS thermal evaporator at a deposition rate of 1 Å s −1 at a base pressure of <5 × 10 −7 torr at RT.
Electrical characterization
All the mc-OTFT devices were characterized using an Agilent E5272A source/monitor unit at RT inside a N 2 -filled glove box, in which both O 2 and H 2 O values were maintained below 0.1 parts per million to avoid ambient humidity and oxygen. The capacitance densities of gate dielectrics were extracted by measuring and linear-fitting the capacitance values of the capacitors having six different areas using a precision inductance-capacitance-resistance (LCR) meter (Agilent 4284A). The dielectric constant values were 2.0 for CYTOP and 8.9 for Al 2 O 3 , which were previously reported (20, 31, 32) . The extracted dielectric constant value of Al 2 O 3 -HfO 2 NL was around 10.5. The capacitance density of the gate dielectric for each sample shown in table S1 was close to the theoretical value estimated from series-connected capacitors of stacked dielectric layers.
Environmental reliability characterization
To investigate the environmental reliability of mc-OTFT devices, A_33, C_33, and B_44 were exposed to different conditions as follows: air with an RH of 35% for 1 day, immersion in distilled water for 16 hours, and vacuum annealing at 100°C for 16 hours. At each interval, each sample was briefly transferred back into a N 2 -filled glove box, and the dc-bias stress reliability was tested immediately.
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